10

15

# METHOD AND APPARATUS FOR ENTERING A LOW POWER MODE

### Field of the Invention

The present invention generally relates to a low power mode, and more particularly, to a method and apparatus for entering a low power mode.

### Related Art

For a wide variety of applications, it is becoming more and more important to reduce the power consumed by electrical circuitry. For example, reducing power consumption may be very important for hand held devices which rely on a battery as a source of power. Also, it may be very important to reduce power consumption in order to reduce the heat generated by the electrical circuitry, such as, for example, the heat generated by a central processing unit in a computer. There are many other such applications in which it is desirable to reduce the power consumed by electrical circuitry.

## Brief Description of the Drawings

The present invention is illustrated by way of example and not limited by the accompanying figures, in which like references indicate similar elements, and in which:

- FIG. 1 illustrates, in block diagram form, a data processing system in accordance with one embodiment of the present invention;
- FIG. 2 illustrates, in partial block diagram form and partial schematic
  25 diagram form, a portion of power control circuitry 52 of FIG. 1 in accordance
  with one embodiment of the present invention;

5

10

FIG. 3 illustrates, in partial block diagram form and partial schematic diagram form, a portion of power control circuitry 52, power master 12, modules 18, modules 20, and DC current consuming circuitry 22 of FIG. 1 in accordance with one embodiment of the present invention; and

FIG. 4 illustrates, in flow diagram form, a method for entering low power mode in accordance with one embodiment of the present invention.

Skilled artisans appreciate that elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help improve the understanding of the embodiments of the present invention.

5

10

15

20

25

## **Detailed Description**

As used herein, the term "bus" is used to refer to a plurality of signals or conductors which may be used to transfer one or more various types of information, such as data, addresses, control, or status. The terms "assert" and "negate" are used when referring to the rendering of a signal, status bit, or similar apparatus into its logically true or logically false state, respectively. If the logically true state is a logic level one, the logically false state is a logic level zero. And if the logically true state is a logic level zero, the logically false state is a logic level one.

FIG. 1 illustrates, in block diagram form, a data processing system in accordance with one embodiment of the present invention. In one embodiment, data processing system 10 includes power master 12, power master 14, clock providing circuitry 16, modules 18, modules 20, and DC current consuming circuitry 22, all of which are bi-directionally coupled to bus 34. In alternate embodiments, bus 34 may or may not be provided external to data processing system 10. In some embodiments of the present invention, clock providing circuitry 16 may be included as a portion of power control circuitry 52. Power control circuitry 52 is bi-directionally coupled to power master 14 by way of signals 41; power control circuitry 52 is bi-directionally coupled to power master 12 by way of signals 42; power control circuitry 52 is bi-directionally coupled to modules 18 by way of signals 43; power control circuitry 52 is bidirectionally coupled to modules 20 by way of signals 44; and power control circuitry 52 is bi-directionally coupled to DC current consuming circuitry 22 by way of signals 45. In one embodiment, DC current consuming circuitry 22 includes voltage regulator 24, current sources 25, bandgap regulators 26, charge pump 27, A/D converters 28, D/A converters 29, RF circuitry 30, amplifier

5

10

15

20

25

circuitry 31, phase lock loops 32, and other analog or mixed signal circuitry 33. Alternate embodiments may include more, fewer, or different portions within DC current consuming circuitry 22. In some embodiments of the present invention, power master 12 may be coupled external to data processing system 10 by way of terminals 36; in some embodiments of the present invention, power master 14 may be coupled external to data processing system 10 by way of terminals 37; and in some embodiments of the present invention, clock providing circuitry 16 may be coupled external to data processing system 10 by way of terminals 38. In alternate embodiments of the present invention (not shown), modules 18 and 20 and DC current consuming circuitry 22 may also be coupled external to data processing system 10.

In some embodiments of the present invention, power master 12 provides a trigger signal (one of signals 42) to power control circuitry 52 approximately at the same time or before at least a portion of the clocks of power master 12 have been stopped or gated off. In one embodiment of the present invention, power master 12 provides a trigger signal (one of signals 42) to power control circuitry 52 before all of the clocks of power master 12 have been stopped or gated off. Alternate embodiments of the present invention may stop or gate off any subset of the clocks provided to power master 12 after power master 12 provides a trigger signal (one of signals 42) to power control circuitry 52.

Similarly, power master 14 may provides a trigger signal (one of signals 41) to power control circuitry 52 approximately at the same time or before at least a portion of the clocks of power master 14 have been stopped or gated off. In one embodiment of the present invention, power master 14 provides a trigger signal (one of signals 41) to power control circuitry 52 before all of the clocks of power master 14 have been stopped or gated off. Alternate embodiments of

5

10

15

20

25

the present invention may stop or gate off any subset of the clocks provided to power master 14 after power master 14 provides a trigger signal (one of signals 41) to power control circuitry 52. Note that all or a portion of the clocks of power masters 12 and 14 may be interrelated, or all clocks of power masters 12 and 14 may be independent.

Once power control circuitry 52 receives the trigger signal from power master 12, it determines which signals of signal 42 provided to power master 12, and which signals (one or more of signals 43-45) provided to one or more of modules 18, modules 20, and DC current consuming circuitry 22 should be affected in order to reduce the power consumed. For example, the power consumed by a module may be reduced by stopping or gating off all or a portion of the clocks used in the module. As another example, the power consumed by a module may be reduced by turning off one or more circuits that consume DC current. Note that it may be useful to both stop the clocks as well as turning off one or more circuits that consume DC current in the same module (e.g. any one of 18, 20, 22).

Modules 18 may include one or more modules. Similarly, modules 20 may include one or more modules. Some examples of a module are a display controller, a graphics controller, a camera sensor interface, a video encoder, a video decoder, an universal serial bus (USB), a direct memory access controller (DMAC), a cache controller, an any other type of circuitry which performs a desired function in a data processing system 10.

In alternate embodiments of the present invention, power control circuitry 52 may provide one or more additional power management functions to data processing system 10, such as dynamic voltage/frequency scaling, well biasing, reduced voltage, state retention power gating, power gating, or any

5

10

15

20

25

other desired power management function. These additional power management functions may be separate from or in addition to the stopping/gating of clocks and the shutting off of DC current consuming circuitry.

FIG. 2 illustrates a portion of power control circuitry 52 of FIG. 1 in accordance with one embodiment of the present invention. Although the illustrated embodiment uses particular logic gates (e.g. XOR gate 62 and AND gate 64), alternate embodiments of the present invention may implement the functionality of power control stage 60 using any desired circuitry. The circuitry illustrated in FIG. 2 is just one example.

In one embodiment, FIG. 2 illustrates an XOR gate 62 which receives trigger input 70 at a first input and which receives feedback input 72 at a second input. The output of XOR gate 62 provides a request 74 signal. An AND gate 64 receives trigger input 70 at a first input and receives response 76 at a second input. The output of AND gate 64 provides a control 80 signal which is provided external to power control stage 60 and which is also provided to multiplexer (MUX) 66 as an input. MUX 66 also receives an input from power mode select circuitry 84. MUX 66 provides a trigger output 82 and a feedback output 78. In one embodiment, power control stage 60 includes XOR gate 62, AND gate 64, and MUX 66. Alternate embodiments of the present invention may implement power control stage 60 in any desired manner.

In one embodiment of the present invention, power mode select circuitry 84 provides a control input to MUX 66 which is related to the power mode that has been selected in circuitry 84. In one embodiment of the present invention, power mode select circuitry 84 includes a user programmable register that can be written to select one of a plurality of low power modes. Alternate

5

10

15

20

25

embodiments of the present invention may have any number of low power modes. The low power modes can be defined in any desired way. For example, (1) a wait mode in which at least a portion of the clocks in power master 12 are stopped/gated off; (2) a stop mode in which at least a portion of the clocks in power master 12, as well as clocks to one or more selected modules 18, 20 are stopped/gated off; and (3) a deep sleep mode in which at least a portion of the clocks in power master 12, as well as clocks to a plurality modules 18, 20 are stopped/gated off, and also at least one DC current consuming circuit (24-33) is shut off. Alternate embodiments of the present invention may define wait mode, stop mode, and deep sleep mode in a different way. Also, alternate embodiments of the present invention may use fewer, more, or different low power modes.

Initially the feedback input signal 72 is negated, thus the assertion of trigger input signal 70 causes request signal 74 to be asserted. Request 74 may then be provided to one of modules 18, modules, 20, or DC current consuming circuitry 22. The same one of modules 18, modules, 20, or DC current consuming circuitry 22 then responds back with a response signal 76 which indicates that the modules 18, 20 or circuitry 22 have taken whatever actions, if any, are required to prepare for low power mode. Once response 76 is asserted, the output of AND gate 64, control signal 80, is asserted. Note that trigger input 70 has remained asserted. Power mode select circuitry 84 then routes the asserted control signal 80 to one of two possible output paths, namely feedback output signal 78 or trigger output signal 82. If the low power mode selected by power mode select circuitry 84 requires that additional circuitry, beyond what is affected by control signals 80, be put into a lower power mode (e.g. shut off), then the trigger output signal 82 is asserted so that an additional power control

5

10

15

20

25

stage may be triggered. However, if the low power mode selected by power mode select circuitry 84 does not require that additional circuitry, beyond what is affected by control signals 80 as well as previous power stages, be put into a lower power mode (e.g. shut off), then the feedback output signal 78 is asserted so that no additional power control stages are triggered.

Once the feedback input 72 is asserted, request 74 is negated. In response to the negation of request 74, the corresponding one of modules 18, 20, or DC current consuming circuitry 22 enables negating of response 76. The output of AND gate 64 is then negated, thus negating control signal 80. As a result, the output selected by MUX 66, namely one of trigger output 82 and feedback output 78, is then also negated.

FIG. 3 illustrates a portion of power control circuitry 52, power master 12, modules 18, modules 20, and DC current consuming circuitry 22 of FIG. 1 in accordance with one embodiment of the present invention. Note that FIG. 3 is an example of an implementation of the present invention that uses a plurality of power control stages 60a, 60b, 60c, and 60d which have been cascaded. Alternate embodiments may implement the logic and blocks of FIG. 3 in any desired manner. Also, alternate embodiments may use any desired number of cascaded power control stages.

In one embodiment, power control circuitry 52 includes a power control stage 60a which provides an output 78a to OR gate 90, receives an input of ready signal 76a from power master 12, provides an output of interrupt holdoff signal 74a to power master 12, receives an input called initiate low power 70a from power master 12, receives an input called feedback input 72a from OR gate 90, receives an input 83a from power mode select circuitry 84, provides an

5

10

15

20

25

output 80a to circuitry 54, and provides an output 82a to power control stage 60b.

In one embodiment, power control circuitry 52 includes a power control stage 60b which provides an output 78b to OR gate 92, receives an input of ready signal 76b from modules 18, provides an output of request signal 74b to modules 18, receives a feedback input 72b which is grounded, receives an input 70b from the output 82a of power control stage 60a, receives an input 83b from power mode select circuitry 84, provides an output 80b to circuitry 54, and provides an output 82b to power control stage 60c.

In one embodiment, power control circuitry 52 includes a power control stage 60c which provides an output 78c to OR gate 94, receives an input of ready signal 76c from modules 20, provides an output of request signal 74c to modules 20, receives a feedback input 72c which is grounded, receives an input 70c from the output 82b of power control stage 60b, receives an input 83c from power mode select circuitry 84, provides an output 80c to circuitry 54, and provides an output 82c to power control stage 60d.

In one embodiment, power control circuitry 52 includes a power control stage 60d which provides an output 78d to a second input of OR gate 94, receives an input of ready signal 76d from DC current consuming circuitry 22, provides an output of request signal 74d to DC current consuming circuitry 22, receives a feedback input 72d which is grounded, receives an input 70d from the output 82c of power control stage 60c, receives an input 83d from power mode select circuitry 84, provides an output 80d to circuitry 54, and provides an output 82d.

The output of OR gate 94 is provided as a second input to OR gate 92. The output of OR gate 92 is provided as a second input to OR gate 90.

5

10

15

20

25

Circuitry 54 provides signals 96 to power master 12, provides signals 97 to modules 18, provides signals 98 to modules 20, and provides signals 99 to DC current consuming circuitry 22. Some inputs (e.g. 78a, 78b, 78c, 70b, 70c, 70d) may use pull-down resistors to maintain the voltage of the input at a known value when it is not being actively driven. Alternate embodiments of the present invention may not require pull-down resistors. Alternate embodiments may use different logic and blocks to implement a portion of power control circuitry 52. The logic and blocks illustrated in FIG. 3 are just one example of how a portion of power control circuitry 52 may be implemented. For at least one embodiment of the present invention, interrupt holdoff signal 74a illustrated in FIG. 3 may correspond to, and even be the same as, request signal 74 in FIG. 2.

In one embodiment of the present invention, power control stage 60a corresponds to a low power mode labeled wait mode in which at least a portion of the clocks in power master 12 are stopped/gated off. Note that the low power mode is selected by signal 83a provided from power mode select circuitry 84. This wait mode does not use power control stages 60b, 60c, and 60d and their corresponding circuitry. Thus, wait mode only uses power control stage 60a, power master 12, and OR gate 90, along with their associated signals. In one embodiment of the present invention, power master 12 provides an initiate low power signal 70a to the trigger input 70 of power control stage 60a. Note that in one embodiment of the present invention, the request signal 74a to power master 12 is utilized as an interrupt holdoff signal 74a which prevents the power master 12 from receiving interrupts until the transition into the low power mode has been completed. Note that for wait mode, there is really no need to holdoff interrupts, so it is not necessary to assert the interrupt

5

10

15

20

25

holdoff signal 74a for a sufficient amount of time for it to have an effect on power master 12.

Still referring to power control stage 60a, the response signal 76a from power master 12 is implemented as a ready signal 76a which indicates that the power master 12 is ready to have one or more of its clocks stopped/gated off. In one embodiment of the present invention, the ready signal 76a is asserted at approximately the same time or later than the initiate low power signal 70a. MUX 66a (MUX 66 as implemented in stage 60a, not shown) selects the feedback output path 78a. The feedback path through OR gate 90 causes feedback input signal 72a to be asserted, thus negating the interrupt holdoff signal 74a. In one embodiment of the present invention, the brief time that interrupt holdoff signal 74a is asserted has no effect on power master 12. The output of AND gate 64a (not shown) is provided as signal 80a to circuitry 54. Circuitry 54 uses control signal 80a to affect signals 96 which are provided to power master 12. Signals 96 may include one or more clock signals that may be gated by circuitry 54. Signals 96 may include one or more signals that shut off one or more DC current consuming circuits (not shown) located within power master 12. Note that signals 74a, 76a, and 96 are included within signals 42 of FIG. 1.

In one embodiment of the present invention, power control stages 60a, 60b, and 60c correspond to a low power mode labeled stop mode in which at least a portion of the clocks in power master 12, as well as clocks to one or more selected modules 18, 20 are stopped/gated off. Note that the stop mode is selected by signals 83a, 83b, and 83c provided from power mode select circuitry 84. This stop mode does not use power control stage 60d and its corresponding circuitry. Thus, stop mode only uses power control stage 60a,

5

10

15

20

25

power master 12, OR gate 90, power control stage 60b, modules 18, OR gate 92, power control stage 60c, modules 20, OR gate 94, along with their associated signals.

Note that the resistors illustrated in FIG. 3 are used to cause the signal to be pulled low when the signal is not being actively provided. Alternate embodiments of the present invention will not use resistors, but will instead drive the signals to the desired states.

Power master 12 provides an initiate low power signal 70a to the trigger input 70 of power control stage 60a. In one embodiment of the present invention, power control stage 60a operates in the same manner as described for wait mode, except MUX 66a (not shown) asserts the trigger output signal 82a which is provided to power control stage 60b as input 70b. MUX 66a (not shown) thus no longer asserts feedback output 78a. Note that in one embodiment of the present invention, the request signal 74b to modules 18 is utilized as a request signal 74b which requests that the modules 18 prepare for the low power mode (e.g. prepare for all clocks to module 18 to be stopped).

Still referring to power control stage 60b, the response signal 76b from modules 18 is implemented as a ready signal 76b which indicates that one or more of modules 18 are ready to have one or more of their clocks stopped/gated off. MUX 66b (MUX 66 as implemented in stage 60b, not shown) selects the trigger output path 82b. The feedback path through OR gate 92 is not asserted by feedback output signal 78b. The output of AND gate 64b (not shown) is provided as signal 80b to circuitry 54. Circuitry 54 uses control signal 80b to affect signals 97 which are provided to modules 18. Signals 97 may include one or more clock signals that may be gated by circuitry 54. Signals 97 may include one or more signals that shut off one or more DC current consuming

5

10

15

20

25

circuits (not shown) located within modules 18. Note that signals 74b, 76b, and 97 are included within signals 43 of FIG. 1.

Trigger output 82b provides an asserted signal to the trigger input 70c of power control stage 60c. MUX 66c (not shown) does assert feedback output 78c. Note that in one embodiment of the present invention, the request signal 74c to modules 20 is utilized as a request signal 74c which requests that the modules 20 prepare for the low power mode (e.g. prepare for all clocks to module 20 to be stopped).

Still referring to power control stage 60c, the response signal 76c from modules 20 is implemented as a ready signal 76c which indicates that one or more of modules 20 are ready to have one or more of their clocks stopped/gated off. MUX 66c (MUX 66 as implemented in stage 60c, not shown) selects the trigger output path 82c. The feedback path through OR gate 94 is asserted by feedback output signal 78c. The output of AND gate 64c (not shown) is provided as signal 80c to circuitry 54. Circuitry 54 uses control signal 80c to affect signals 98 which are provided to modules 20. Signals 98 may include one or more clock signals that may be gated by circuitry 54. Signals 98 may include one or more signals that shut off one or more DC current consuming circuits (not shown) located within modules 20. Note that signals 74c, 76c, and 98 are included within signals 44 of FIG. 1.

MUX 66c (MUX 66 as implemented in stage 60c, not shown) selects the feedback output path 78c. The feedback path through OR gate 94 causes feedback input signal 72a to be asserted, thus negating the interrupt holdoff signal 74a.

In one embodiment of the present invention, power control stages 60a, 60b, 60c, and 60d correspond to a low power mode labeled deep sleep mode in

5

10

15

20

25

which at least a portion of the clocks in power master 12, as well as clocks to a plurality modules 18, 20 are stopped/gated off, and also at least one DC current consuming circuit (24-33) is shut off. Note that the deep sleep mode is selected by signals 83a, 83b, 83c, and 83d provided from power mode select circuitry 84. This deep sleep mode uses all of the circuitry illustrated in FIG. 3.

Power master 12 provides an initiate low power signal 70a to the trigger input 70 of power control stage 60a. In one embodiment of the present invention, power control stage 60a, 60b, and 60c operate in the same manner as described for stop mode, except MUX 66c (not shown) asserts the trigger output signal 82c which is provided to power control stage 60d as input 70d. MUX 66c (not shown) thus no longer asserts feedback output 78c. Note that in one embodiment of the present invention, the request signal 74d to DC current consuming circuitry 22 is utilized as a request signal 74d which requests that the circuitry 22 prepare for the low power mode (e.g. prepare to be shut off).

Still referring to power control stage 60d, the response signal 76d from circuitry 22 is implemented as a ready signal 76d which indicates that one or more portions of circuitry 22 are ready to be shut off. MUX 66d (MUX 66 as implemented in stage 60d, not shown) does not select the trigger output path 82b. The feedback path through OR gate 94 is asserted by feedback output signal 78d. The output of AND gate 64d (not shown) is provided as signal 80d to circuitry 54. Circuitry 54 uses control signal 80d to affect signals 99 which are provided to circuitry 22. Signals 99 may include one or more clock signals that may be gated by circuitry 54. Signals 99 may include one or more signals that shut off one or more DC current consuming circuits 24-33 located within circuitry 22. Note that signals 74d, 76d, and 99 are included within signals 45 of FIG. 1.

5

10

15

20

25

MUX 66d (MUX 66 as implemented in stage 60d, not shown) selects the feedback output path 78d. The feedback path through OR gate 94 causes feedback input signal 72a to be asserted, thus negating the interrupt holdoff signal 74a.

In an alternate embodiment of the present invention, one or more stages 60b, 60c, and 60d may be bypassed by adding a small amount of routing and a MUX (not shown) controlled by power mode select circuitry 84. For example, if a selected power mode requires modules 20 to be powered down while allowing modules 18 to remain powered up, a MUX at the input to power control stage 60c will receive 82a and 82b as inputs, as well as a control input from power mode select circuitry 84 to select which one of 82a and 82b is used as the trigger input 70c. In the same manner, a MUX may be added at the trigger input 70 of any one or more of the stages to select whether the immediately preceding stage, or any one of the earlier preceding stages, provides the signal to trigger input 70.

FIG. 4 illustrates, in flow diagram form, a method for entering low power mode in accordance with one embodiment of the present invention. Flow 100 starts at block 105 with the step of providing a power control mode to a power control stage. The flow then continues to block 110 with the step of receiving a trigger input from a power master to enter low power mode. The flow then continues to block 115 with the step of providing a request signal to a module to enter low power mode based on a trigger input. The flow then continues to block 120 with the step of stopping a portion of the clocks internal to the power master. The flow then continues to block 125 with the step of preparing the module to enter low power mode. The flow then continues to block 130 with the step of providing a response signal indicating it is safe for the module to go

5

10

15

20

25

into low power mode. The flow then continues to block 135 with the step of, in response to the response signal, providing a control signal to power control circuitry to enable low power features associated with the module (i.e. power control circuitry reduces power in at least a portion of the module). The flow then continues to the final block 140 with the step of deasserting the request signal. Note that the flow illustrated in FIG. 4 is just one possible method for entering low power mode. Alternate embodiments of the present invention may use a wide variety of other methods for entering low power mode.

In the foregoing specification, the invention has been described with reference to specific embodiments. However, one of ordinary skill in the art appreciates that various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of present invention.

Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential feature or element of any or all the claims. As used herein, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus.